English Amiga Board

Go Back   English Amiga Board > Main > Retrogaming General Discussion

Thread Tools
Old 04 July 2020, 12:47   #21
Registered User
Join Date: Mar 2012
Location: Norfolk, UK
Posts: 1,000
Really nice work!

Originally Posted by RemoteFlyer View Post
I'm looking at the differences in processors, and how cache works. I'm working to implement cache on the chip ram. My design only has cache on the fast ram right now.
Be careful with caching chip ram - various processes inside the Amiga (Blitter, disk IO) can write to it in a way that's not visible on the CPU bus, so you can easily end up with stale data in the cache. A better idea for speeding up Chip RAM access might be to implement a write queue, so the CPU doesn't have to wait for writes to complete before continuing.

You should be able to double your SysInfo score without too much trouble.
If you're not already doing so, look at getting your SDRAM controller and cache running in burst mode.

The various Minimig cores run the TG68 and SDRAM at about 113MHz, with the CPU's clkena signal only asserted for one cycle in 8 - though I have had it working with the CPU running 1 cycle in 5 at that speed.

Another approach is to run the CPU on a slower clock and run the SDRAM controller and cache at twice or four times the speed of the CPU. (If you generate the clocks within the same PLL and they're integer multiples of each other you don't have to worry about crossing clock domains - they'll be edge aligned.)

Again, nice work - I look forward to seeing the project's progress!
robinsonb5 is online now  
Old 04 July 2020, 13:45   #22
Registered User

Join Date: Feb 2020
Location: Merseyside / UK
Posts: 13
Originally Posted by robinsonb5 View Post
Really nice work!...
Thank you, that's all really helpful. The internal dma etc is why I hadn't implemented the chip cache, I'll focus on the write buffer instead. cheers.
RemoteFlyer is offline  
Old 09 July 2020, 15:18   #23
Registered User

Join Date: Oct 2016
Location: Norway
Posts: 160
There was mention of another core on a different thread: http://eab.abime.net/showpost.php?p=...&postcount=324

Just thought I'd bring attention to it here also, since this is also an FPGA based accelerator.
talybont is offline  
Old 09 July 2020, 15:45   #24
Registered User

Join Date: Sep 2013
Location: Beeston, Nottinghamshire, UK
Posts: 210
Originally Posted by RemoteFlyer View Post
Well it's been a lesson in FPGA design and a great distraction during the lockdown. A working a1200 accelerator with 24MB ram based around the DE0-nano FPGA board. [ Show youtube player ]
Well holy sh*t that's awesome work!
AJCopland is offline  
Old 11 July 2020, 13:00   #25
Registered User

Join Date: Sep 2013
Location: Beeston, Nottinghamshire, UK
Posts: 210
@RemoteFlyer I guess I have two questions because I have a DE0-nano lying about from an old project already so:
1) will you be releasing the design of the adapter board so people can build it themselves? (I even have the A1200 connectors)
2) will you be releasing/making available the cpu core?
AJCopland is offline  

Currently Active Users Viewing This Thread: 1 (0 members and 1 guests)
Thread Tools

Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA based A500 accelerator mkstr Hardware mods 500 21 February 2021 19:32
Amiga FPGA and video signal, is there any good FPGA? balrogsoft support.Hardware 8 15 June 2019 17:55
First Amiga 600 FPGA Accelerator - Vampire 600 majsta Hardware mods 736 18 July 2016 18:31
What Ram/ Accelerator for 1D1 1200 ? Pioneer500 support.Hardware 1 02 May 2013 19:24
Amiga 1200 DBK '030 40MHz Accelerator 16MB RAM, FPU, MMU £105 SpeedoJoe MarketPlace 3 17 September 2010 17:35

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off

Forum Jump

All times are GMT +2. The time now is 23:11.

Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2021, vBulletin Solutions Inc.
Page generated in 0.09993 seconds with 16 queries