![]() |
![]() |
#1 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
![]()
Hi,
I have successfully made a 1MB ROM with extra libs for my 1200 and works great using 27c800's Can i use the 27c800 in the 500 Plus and do the same as i have tried and it won't work (Standard 512kb ROM with the 1MB_ROM file in Remus + 512kb Extended ROM with the correct header and then the files such as workbench.library and icon.library) - is there something else i need to do like jumpers? ![]() |
![]() |
![]() |
#2 |
Registered User
Join Date: Nov 2020
Location: Nijmegen / Netherlands
Posts: 25
|
As far as I can tell from my A500 Rev8A here this should Just Work (TM) in theory.
I.e. you should not have to set any jumpers. I don't have anything to test this, mind. |
![]() |
![]() |
#3 |
Registered User
Join Date: Nov 2020
Location: Nijmegen / Netherlands
Posts: 25
|
On second thought I think the chip select for the ROM may not be enabled for the extra addresses. In that case it won't work.
|
![]() |
![]() |
#4 | |
Moderator
Join Date: Dec 2010
Location: Wisconsin USA
Age: 60
Posts: 846
|
Quote:
27C800) but the A500+?: https://leblogdecosmos.blogspot.com/...mo-a500-i.html https://leblogdecosmos.blogspot.com/...o-a500-ii.html Last edited by SpeedGeek; 08 June 2021 at 14:07. |
|
![]() |
![]() |
#5 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
Fab, thanks for this!
![]() |
![]() |
![]() |
#6 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
The instructions in the link though are for A500 - i have the 500+ with 42PINs so do i just connect the two wires the same or just one and do i need to bend any pins?
|
![]() |
![]() |
#7 |
Tinkerer
Join Date: Jan 2020
Location: NZ
Posts: 104
|
No bending of leads or jumper wires should be needed since the 500+ has the extra address lines connected to the socket already
|
![]() |
![]() |
#8 | |
Moderator
Join Date: Dec 2010
Location: Wisconsin USA
Age: 60
Posts: 846
|
Quote:
![]() |
|
![]() |
![]() |
#9 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
Thanks I will try a few more rom builds
![]() |
![]() |
![]() |
#10 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
I've tried again and the 3.1.4 1MB i have made works in winuae - with A500+ quickstart settings.
I made sure i added the 1MB file to the standard 512kb part and the correct header in the extended 512kb rom and made those with the normal setting. i then built the 1MB ROM with the arexx script in remus for 1MB ROM and performed the byteswap. It just has blank screen on my real A500+. |
![]() |
![]() |
#11 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
Tried several ROMs and still no luck - there is jp2 with 3 soldered points next to the chip - i wonder if this is something that needs looking at - i can't find any info on this anywhere - just 1mb roms for a1200 - i have done some for my a1200 too and they work perfectly (3.1.4 plus workbench.library and icon.library on the extended rom)
|
![]() |
![]() |
#12 |
-
Join Date: Jul 2003
Location: Helsinki / Finland
Age: 43
Posts: 9,904
|
JP2 does not affect the ROM, it is for the Agnus highest address bit.
|
![]() |
![]() |
#13 | |
Moderator
Join Date: Dec 2010
Location: Wisconsin USA
Age: 60
Posts: 846
|
Quote:
![]() Try to find the A500+ schematic and determine if pin 1 of the 42 pin ROM socket is actually connected a high order address line (probably A19). It makes no sense at all for Commodore to use the 42 pin socket on the A500+ and then leave this address pin N/C (but it would not be their first design blunder). If you can't find the A500+ schematic, then get a DMM and do some real continuity testing (which may be a good idea anyway, even if you do find the schematic). ![]() |
|
![]() |
![]() |
#14 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
![]()
Thanks - i have a schematic now so will take a look - i am wondering if anyone else has made a 1MB ROM for a 500+ but i couldn't find any details
![]() |
![]() |
![]() |
#15 | |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
Quote:
|
|
![]() |
![]() |
#16 | |
Moderator
Join Date: Dec 2010
Location: Wisconsin USA
Age: 60
Posts: 846
|
Quote:
![]() Another test, I forgot to mention is the mirror image read test. You simply plug in the stock 512KB ROM (which is usually a mask ROM) and read the $E00000 address space with a monitor program. You should have an exact mirror image of the 512KB ROM @ $F80000. If the mirror image test is good, then it's either a ROM build problem or a high order address bit problem, but if the mirror image test is bad, then it's a completely different hardware problem. ![]() Last edited by SpeedGeek; 09 June 2021 at 00:45. |
|
![]() |
![]() |
#17 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
Thinking about A19 - i have looked at the datasheets for M27C800 and Pin1 is A18 - no A19 on the chip at all
|
![]() |
![]() |
#18 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
I've had a closer look at the diagram - PIN1 is A18 and PIN42 is A19 on the A500+ mobo - this would match my 27c800 that has PIN1 as A18, but the PIN 42 is NC on the 27C800 - could connecting a wire between PIN 42 on my 27C800 and PIN 35 on GARY which is A19 possibly solve the issue?
I might try this... |
![]() |
![]() |
#19 |
Moderator
Join Date: Dec 2010
Location: Wisconsin USA
Age: 60
Posts: 846
|
Please do not confuse the CPU address with the ROM address.
![]() The CPU address starts with A1 but the ROM address starts with A0! The end result is a 1 bit offset on 16 bit ROMs and a 2 bit offset on 32 bit ROMs... |
![]() |
![]() |
#20 |
Registered User
Join Date: Apr 2017
Location: Leamington Spa / Warwickshire
Posts: 532
|
![]()
I see - i have had to order a new gary which should arrive in a few days before i try anything else now as i managed to break the pin 35 on it.
Would the offset mean i would have to connect pin1 on the rom to the pin35 on the gary? I think this is looking like it is not possible to do now - i have some 27c400 so maybe just run out a 3.1 - i would like to somehow use the ide.device file i have to be in ROM and then somehow get it to call the ide (It's a custom ide interface) ![]() |
![]() |
Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
Thread Tools | |
![]() |
||||
Thread | Thread Starter | Forum | Replies | Last Post |
a500 rev 5 1mb chipmem mod... confused | kipper2k | Hardware mods | 104 | 18 August 2023 09:33 |
Rev 6 1MB chip mod | JanHolbo | Hardware mods | 3 | 19 September 2019 20:31 |
A500 rev 6A, motherboard 1MB chip ram, question about slow ram expansion. | x56h34 | support.Hardware | 6 | 25 April 2019 16:27 |
A500 rev 8a no boot after 1mb mod | timmyotool | support.Hardware | 0 | 03 March 2019 17:25 |
0.5mb trapdoor expansion on 1mb A500+..still only 1mb ?? | cinnober | Hardware mods | 9 | 26 January 2019 22:11 |
|
|