|
Betas have been delayed because I have been examining Alice schematics. I am going to rewrite bitplane DMA (and other) timing to match the schematics but finding the exact logic isn't that simple. So far it seems DMA "decisions" are done 1-2 cycles before DMA transfer is actually done.
|