|
If you are going to rebuild the whole chipset why do you need to stick to 5V? What is it at that point you still need to interface with? The CPU itself, so that only leaves you 1 critical point of low voltage to 5V shifting....
Aaand then the question rises, what is this trying to solve that the various FPGA re-implementations already do?
|