Quote:
Originally Posted by hooverphonique
Interesting. The smaller chips are for level shifting, I reckon, but what is the CPLD for?
|
Currently manages level shifting control and generates signals from the 6800 bus. This simplifies the project on the FPGA side.