

### JTAG Connector – JP1 (ALTERA)

The PMC "JTAG" signals – TDI, TDO, TRST, TMS, and TCK – are connected to 10-pin headers JP1 and JP3 on the PMC to PCI adapter. These are intended to be used for programming either ALTERA FPGA or LATTICE MACH devices on the user's PMC board.

Specifically, JP1 is used to connect a personal computer Parallel Port using ALTERA's "ByteBlasterMV" cable. The pinout of JP1 is as follows.

| Signal         | PMC connection | JP1 connection |
|----------------|----------------|----------------|
| TCK            | PN1/JN1 – 1    | 1              |
| GND            | N/A            | 2              |
| TDO            | PN1/JN1 – 4    | 3              |
| 3.3V or 5V (*) | N/A            | 4              |
| TMS            | PN1/JN1 – 3    | 5              |
| 3.3V or 5V (*) | N/A            | 6              |
| N/C            | N/A            | 7              |
| N/C            | N/A            | 8              |
| TDI            | PN1/JN1 – 5    | 9              |
| GND            | N/A            | 10             |

Table 4- ALTERA JTAG header [JP1]

(\*) – This is the power to the ALTERA cable. It is either 3.3V or 5V depending on JP2 jumper selection.

JP1 is also identified as "ALTERA" on the PMC to PCI adapter printed circuit board silk screened legend.

N/C – no connection made

N/A – Not applicable.

**JTAG Connector – JP3 (LATTICE)**

For those PMC implementations using LATTICE devices (eg. MACH family), and requiring JTAG programming through the PMC's JTAG signals, the PMC to PCI adapter provides a header – JP3 – for connection to LATTICE's ispPRO programming cable.

The pinout of JP3 is as follows.

| Signal         | PMC connection | JP1 connection |
|----------------|----------------|----------------|
| TCK            | PN1/JN1 – 1    | 1              |
| GND            | N/A            | 2              |
| TMS            | PN1/JN1 – 3    | 3              |
| GND            | N/A            | 4              |
| TDI            | PN1/JN1 – 5    | 5              |
| 3.3V or 5V (*) | N/A            | 6              |
| TDO            | PN1/JN1 – 4    | 7              |
| GND            | N/A            | 8              |
| TRST           | PN1/JN1 – 2    | 9              |
| N/C            | N/A            | 10             |

Table 5- LATTICE JTAG header (JP3)

(\*) – This is the power to the MACH cable. It is either 3.3V or 5V depending on JP2 jumper selection.

JP3 is also identified as "MACH" on the PMC to PCI adapter printed circuit board silk screened legend.

N/C – No connection made

N/A – Not applicable.

#### **JTAG voltage level select jumper – JP2 (for ALTERA/MACH)**

The LATTICE and ALTERA programming cables require a power supply from the target in order to power the logic in the cable. This power supplied is either 3.3V or 5V depending on the technology of the devices you are attempting to program.

The PMC to PCI adapter provides a jumper setting to select between 3.3V or 5V power to the JTAG programming headers. This jumper header is labeled "JP2" on the silk screen legend.

The 3.3V and 5V positions are established according to the following table.

| JTAG cable operation | JP2 Pin #'s for jumper |
|----------------------|------------------------|
| 3V                   | 2-3                    |
| 5V                   | 1-2 (default)          |

**Table 6 - JTAG voltage level select (JP2)**

For user convenience, the silk screen legend on the board shows "PROG" near JP5 connector as an indication that this connector is used for configuring the JTAG cable power. Also, "5V" and "3.3V" legends indicate the jumper position for 5V and 3V operation, respectively.

#### **JTAG Connector – JP6 (Internal Use Only)**

Customers should NOT use the 10-pin connector identified as "JP6" and "INTERNAL" on the silk screen legend. This connector is used during the manufacture of the PMC to PCI adapter to effect programming of the PLD located on the board.

### 96-pin DIN Connections

The 96-pin DIN connector is located at the right edge of the PMC to PCI Adapter. Its purpose is to mimic the connection of the USER I/O connector (JN4/PN4) on the PMC module to the 'A' and 'C' rows of the P2 connector on a VMEbus board. This connection is fully outlined in the IEEE 1386 specification and it adheres to the following numbering strategy:

| PMC I/O Pin Number   | VMEbus P2 Connector Pin Number |
|----------------------|--------------------------------|
| 1                    | c1                             |
| 2                    | a1                             |
| 3                    | c2                             |
| 4                    | a2                             |
| (Continue similarly) |                                |
| 63                   | c32                            |
| 64                   | a32                            |

The c1 (PMC I/O 1) connection is located near the upper edge of the PMC-to-PCI adapter board, whereas the a32 connection (PMC I/O 64) is located closest to the PCI connector.

*The markings stamped on the DIN connector may be different than this because of the reverse nature of the rear I/O connector on VME backplanes. Please disregard any A and C row markings that may be stamped on the connector.*

The user should fully understand the relationship between the DIN contacts and the JN2 connections before using the DIN connector. An ohmmeter is a helpful tool to check continuity between these connectors and understand the theory of operation.

## Software


The PMC to PCI adapter requires some initialization of the 21154 PCI bridge chip for proper operation. If correctly initialized, the bridge should be "transparent" to the host operating system and the attached PMC card should appear as if it is directly connected to the host's primary PCI bus.

Bridge initialization is generally done by either the Motherboard BIOS and/or the Operating System. How this is accomplished depends on the user's specific hardware and firmware being employed.

The 21154 bridge chip is a fairly common device known to many operating environments, and therefore Technobox does not ship any software "drivers" for the 21154 chip. However, the user is cautioned that not all operating environments might (correctly) support the 21154 bridge chip. Please consult your hardware supplier for further details and contact Technobox for our experience with known operating environments.

The Technobox PMC to PCI adapter is tested with a 64-bit PMC SCSI card installed in a 64-bit, 66MHz, 3.3V PCI slot. It is also tested for operation in a 32-bit, 33MHz 5V slot. The specific motherboard used for this testing is an Intel STL2 populated with 700 MHz Celeron processors. This particular motherboard uses a Phoenix BIOS. Please see [www.intel.com](http://www.intel.com) and search for "STL2" for more information.

## APPENDIX A – Printed Circuit Board



# Technobox, inc.

PMB 300, 4201 Church Road  
Mount Laurel, NJ 08054  
Tel. 609-267-8988  
Fax 609-261-1011

21154 BRIDGED 64-BIT PMC TO PCI BOARD  
COPYRIGHT (C) 2001, ALL RIGHTS RESERVED  
TOP ASSEMBLY 3673/3674, PCB 3689  
REV 5/18/2001  
MADE IN USA



Devī

**Static  
Dev**

Hand  
Static  
Static  
Reuse  
Do No

Anti-Static  
Card  
This is static  
card





## Introduction

### Block Diagram




Figure 1 - Block Diagram

The 31154 Bridge PMC to PCI Adapter with PCI-to-PCI bridge provides interface of PMC-derived applications to external PCI environment.

This product features a 31154 PCI-to-PCI bridge that connects PCI bus signal integrity with multiple adapters plugged into a single PCI bus segment. The 31154 bridge will operate either at 33 MHz or 40 MHz PCI bus clock to either the primary or secondary side of the bridge. Oscillator clock frequencies of 40 MHz primary side and 33 MHz secondary side works, but the 31154 does not support 100MHz on the primary side with 66 MHz on the secondary side. Any one of 33, 66 and 40 MHz as the primary/secondary side is accommodated.

A 3.3V switching DC-to-DC converter is provided on a passivation option carrier (PN 3674) on the board converts the 3.3V power from the PCI edge flange to 3.3V to the PMC. This allows operation in motherboards which do not support 3.3V power. The maximum current from the regulator is 3 Amps at 3.3V. The other passivation option, PN 3673, does not provide the DC-to-DC converter but takes 3.3V power directly from the PCI edge flanges.

Several LEDs visible from the edge of the board indicate power (PWD, SWD, +12V, -12V, 3.3V) and key PCI bus signals (INT#, RSM#INT#, #EQ#). Two LEDs serve the VIO signal voltage to indicate if the slot uses 3.3V (VIO = 3.3V) or 5V (VIO = 5V) PCI bus signaling. These two (3.3V or 5V) = VIO = reference voltage for the primary side and secondary side PCI bus, respectively.

The optional hot assembly (PN 3673) is available for the over board PMC-to-PCI adapter boards and provides additional forced-air cooling of high-power PMC modules.

The 31154 Bridge PCI needs to be PMD is set to 32 indicating use of the PCI bus for the PMC connection.

The user may select either 3.3V or 5V signaling levels (voltage setting on the PMC to PCI adapter board). The 3.3V / 5V signaling level for the primary PCI bus is determined by the "VIO" power level on the PCI bus edge flange.

The JTAG signals going to the PMC are brought out to 10-pin headers to allow users to program their PCI and PMC logic on the PMC card. One header is configured for ROM BIOS use; the other for JTAG test logic.

The 3.3V / 5V levels of a Roland DIN connector, located toward the rear of the board, connect with the digital core PCI connector DIN#P on the secondary card. This connection is via IEEE 1394 for the PCI connector or MILSPEC boards and parallel interface connection of user PCI, should the PMC board support user PCI connectivity.

A high-quality 2.5 mm thick machined aluminum plate, with a 0.5 mm chamfered edge, is provided on the PCI board bracket. This ensures the mechanicals of a PMC mounted on a VMEbus board or other host environments will allow the PMC board to be firmly positioned on the board.

### Environmental

This Tektronix product is a commercial-grade component. Accordingly, specifications are as follows:

Temperature (Operating): 0 to 50 degrees C

Temperature (Storage): -40 to 85 degrees C

Altitude: Not Specified or Characterized. Typical usage requirement is at 15,000 ft.

Humidity (Operating): 5% to 95% noncondensing

Humidity: Not Specified or Characterized

MTBF: Not calculated

Vibration: Required: (2G, 10Hz - 10KHz, 10G30min 30min), Tel. +1/CS.

Power Required: 130W

### Part Numbers

The part numbers associated with this product are:

PN 3673: PMC to PCI adapter - No 3.3V DC to DC converter (PMC 3.3V Power comes from PCI edge flange)

PN 3674: PMC to PCI adapter - With 3.3V DC to DC converter (PMC 3.3V Power comes from converter - not from PCI edge flange)

PN 3675: Hot assembly. Each 3675 supports four PMC to PCI adapters.

### Revisions

Rev. 0 -- 4/3/01 -- Initial release

Rev. 1 -- 12/15/01 -- added hot assembly installation picture and some text.

2

## References

- This manual assumes the reader has some fundamental understanding of PCI and PMC operation as can be obtained from the following reference materials:
1. IEEE 1394 specification - Called "Common Maritime Code (CMC)" mechanism and some electrical specifications. Available from [www.ieee.org](http://www.ieee.org)
  2. IEEE 1394.1 specification - Called "PCI bus signal connection to the PMC resources". Available from [www.ieee.org](http://www.ieee.org)
  3. Intel 31154 PCI to PCI bus bridge datasheet and related documents. Consult these if you require a better understanding of the PCI bus bridge chip used on this board. See [www.intel.com](http://www.intel.com).
  4. PCI specification - The common industry standard PCI bus Specification is available for purchase at [www.pcisig.org](http://www.pcisig.org).

## Installation

### General

To install a PMC card on the PMC to PCI Adapter, first the PMC card position on the adapter board normally be able to install in PMC card in a VMEbus front processor application.

The PCI board has four mounting holes through a machined aluminum plate that is dimensioned to fit IEEE 1394 specification. After the PMC has been positioned on the PMC to PCI adapter such that the PMC board is completely flush with the rear surface of the PCI board.

The PMC board opening on the PCI bracket is centered with respect to the rear opening in a standard PCI connector. This provides optimal access for the module connector over a PMC to provide strength the rest of the PCI. However, as a result, the user will notice a slight clearance of the PMC board the board, which is normal. The board advances metric M2.5 thread holes to secure the PMC to the board. While these holes are four spaced 10.5 mm apart, in the case of the PMC to PCI adapter, they will be approximately 15 mm above the corresponding holes in the PMC to PCI adapter.

It is possible to secure the PMC to the rear using PMC supplied standoffs with #2.5 machine screws.

### Hot/Cold

**Because of the size of the PMC board the heat, it is not recommended that the board be exposed on m2.5 surface as could rapidly be done in a PMC application.** However, should the user need to expose the board, Tektronix recommends the use of one or more fan mount between the cooler and the PMC board.

The opening in the PCI bracket, which accepts the PMC board, has been specifically machined to IEEE 1394 specification and complies within the tolerances (0.75mm) defined there. However, certain PMC boards on the market appear to be a tight fit. In these cases, it is suggested that the conductive elastomer (CE) gasket be removed to ease the installation of the PMC to the PMC to PCI Adapter.

### PMC Signal Level Setting

The factory default configuration is operation of the PMC or 3V signaling levels. This is indicated by the "VIO" pin connected on the PMC to PCI adapter to the 3V location per the IEEE 1394 specification. Correspondingly, there is a jumper setting on the board (JP 5) which sets the secondary PCI bus "VIO" voltage level to match 3V.

If the PMC required on the PMC to PCI adapter requires 5V bus signaling levels, the user should unLatch and move the jumper plug to the 5.5V position and also change the JP 5 jumper setting for 5V signaling reference. Please see discussion of JP 5 later in this manual.

3

**PMC 3877 Fan Assembly Installation**

An optional PMC 3877 Fan Assembly is available to provide forced air cooling to a pair of 3673 or 2674 PMC to PCI adapters. This adapter has been carefully designed to pull air up through the PMC card seated on the PMC to PCI adapter from the spaces around the PCI edge finger. Most motherboards will provide the PCI board sufficient clearance for the adapter to provide an "intake" area for the air. The airflow is drawn generally through the use of a resistance fan, which is powered from a separate 12volt connector on the PMC to PCI adapter (labeled J14 on the silk screen legend).

A single 3673 fan assembly will handle up to two 3673/2674 PMC to PCI adapters. It is also possible to use the fan assembly on a single PMC to PCI adapter if the adjacent PCI slot is not occupied. In some cases, a short height PCI card (e.g. Ethernet) might be installed in the adjacent PCI slot without interfering with the fan assembly mounting.

The 3877 fan assembly is shipped in an "assembled" fashion in bags off the parts register and will be issued the correct number and types of screws are available. The user must first disassemble the components, access PMC drives by the PMC to PCI adapter, plug the assembly into the PCI slots, and finally attach the fan and support arms to the top.

A step-by-step procedure is as follows:

1. Install the PMC 3877(3) on the PMC to PCI adapter(s).
2. Detach the four 12" ribbon cables from the fan plate as shipped from Technote. Keep the fan attached to the fan plate.
3. Attach four "U" shaped clamps to each PMC to PCI adapter as shown in the photograph. Keep the threaded RGM fasteners removed in order to later receive mounting of the fan plate. Use the screw hex key, and please make sure to install the back-sleeve and back-sleeve on the stepped-side of the printed circuit board. The flat-sleeve goes against the printed circuit board, while the back-sleeve goes against the top side.
4. Insert the PMC to PCI adapter(s) in the target machine as shown in the photograph. Make sure the edge fingers are properly seated in the mechanism. Don't strain the PCI bracket yet, since doing so will damage plastic alignment of the fan plate screw apertures with the threaded PCB nuts.
5. Attach Fan Plate (with fan) to the printed PMC to PCI adapters. Use a small T screwdriver. Make sure to install the back-sleeve and back-sleeve on the stepped-side of the fan plate. The flat-sleeve goes against the fan plate, while the back-sleeve goes against the top side.
6. Take the fan plates removed and the PMC to PCI adapter(s) properly seated in their respective PCI slots across from the PCI bracket to the target machine.
7. Connect the fan power line to J14 of one of the installed PMC to PCI adapters. The connector is keyed to ensure proper voltage polarity. In this case, RED is +12V, and BLACK is GROUND.




Figure 2 - U-clamps attached to PMC to PCI adapter




Figure 3 - Fan PMC to PCI adapter ready to receive Fan Plate



Figure 4 - Two PMC to PCI adapters showing Fan Plate inserted

Note that these early adaptors ship a depopulated PMC to PCI adapter board with no PMC installed and no PCI bracket. However, the reader should be able to interpret these photos for correct fan installation.

**Operation and Configuration****PCI PRESENT Signals**

The PCI specification mandates two PRESENT signals on the PCI connector that corresponds to the power signature of the PCI board. In contrast, these signals can be overridden by an intelligent host design to identify power supply over-limiting conditions.

The state of the PRESENT 1 and PRESENT 2 signals are controlled by two PTH pins present located at J9/Pin 1 on the board as follows:

| Signal   | PCI edge finger pin | # | OUT              | J9 Pin # |
|----------|---------------------|---|------------------|----------|
| PRESENT1 | 8P                  |   | GND (Default)    | OPEN     |
| PRESENT2 | 8I                  |   | GROUND (Default) | OPEN     |

Table 1 - Jumper for PCI PRESENT 1 and PRESENT 2 (J9)

Note that "PRESENT1" and "PRESENT2" depends on the SR-Sense on the Printed Circuit Board help identify the location of these signals as J9P, as well as a "PRESENT" label next to J9P. Also, a square pad on the Printed Circuit Board pads/pins indicates J9/Pin number 1.

In the normal configuration as shipped from the factory, both jumpers are installed, thereby grounding both PRESENT 1 and PRESENT 2 signals.

**BUSMODE Signals**

The BUSMODE signal we unique to the IEEE 1394, and are not found in the PCI specification. They allow a host that supports connectivity to an IEEE 1394 based, to identify whether or not a PCIE/1394 interface is installed. Essentially, three BUSMODE signals (J14[1:0]) are driven by the Intel Processor with a code defined by the IEEE specification, and the Controller Mezzanine Card (CMC) should respond with BUSMODE[1] asserted if it is supported by the requested bus mode.

The PMC to PCI adapter presents a [01] pattern on the BUSMODE[1:0] signals to the PMC card. This encoding is for PCI bus applications.

A properly designed PMC module should assert BUSMODE[1] when it sees the [01] pattern on BUSMODE[1:0]. An LED on the PMC to PCI adapter - D1 - is illuminated when BUSMODE[1] is asserted. The asserted state of BUSMODE[1] is LOW.

**32-bit/64-bit bus width support – Primary PCI bus side**

Operation of the PCI bus at 32-bit or 64-bit width on the Primary PCI bus side of the 21134 bridge chip is automatically selected by PCI bus protocol. This is accomplished via the PCI bus C8[7:4] lines together with the RCG4 and GMTH lines.

**32-bit/64-bit bus width support – Secondary PCI bus side**

Operation of the PCI bus at 32-bit or 64-bit width on the Primary PCI bus side of the 21134 bridge chip is automatically selected by PCI bus protocol. This is accomplished via the PCI bus C8[7:4] lines together with the RCG4 and GMTH lines.

The 21134 bridge chip will automatically switch/switch words between 32-bit and 64-bit systems. To aid for performance, this is fully implemented for the 21134.

**33MHz clock speed support – Primary PCI bus side**

Support for 33MHz or 66MHz clock speed on the Primary PCI bus side of the 21134 bridge chip is determined by the "MSEL0" signal on the edge trigger connector. This is located on edge trigger pin 649.

PCI bus slots which only support 33MHz will have this signal tied to GND. Otherwise, it will be HIGH and there is a pulldown on the PMC-to-PCI adapter to ensure a valid HIGH signal. The 21134 bridge chip monitors the state of MSEL0 to determine the operating speed of the Primary PCI bus.

**33MHz clock speed support – Secondary PCI bus side**

Support for 33MHz or 66MHz clock speed on the Secondary PCI bus side of the 21134 bridge chip is determined by the "MSEL0" signal on the PMC connector. This is located on pin 3101/PIN 647.

PMC cards plugged into the PMC-to-PCI adapter which only support 33MHz will have this signal tied to GND. Otherwise, it will be HIGH and there is a pulldown on the PMC-to-PCI adapter to ensure a valid HIGH signal. The 21134 bridge chip monitors the state of MSEL0 to determine the operating speed of the Secondary PCI bus.

**3.3V PCI Signaling Environment – Primary PCI bus side**

The PMC-to-PCI adapter is based on the PCI edge trigger for "universal" operation. That is, the PMC-to-PCI adapter must be plugged into either a 3.3V signaling environment or a 5V signaling environment and operate correctly. This is accomplished through the use of the "VIO" power rail on the PCI edge trigger, which connects to the 21134 bridge chip Primary VIO register.

There are six unique registers to configure the Primary PCI bus side signaling level. Again, this occurs automatically through the VIO voltage level on the PCI edge trigger as presented in the PMC-to-PCI adapter.

A table showing valid combinations of bus width, signaling, and clock speed follows. The table headers consist of 2 columns = X Y Z = representing the bus width, clock speed, and signaling levels, respectively.

| PRIMARY SIDE PCI BUS (PCI edge trigger) |        |      |      |        |        |       |
|---|--------|------|------|--------|--------|-------|
|   | X      | Y    | Z    | 32-bit | 64-bit | 33MHz |
| Secondary Side                          | 32-bit | 3.3V | 3.3V | 3.3V   | 3.3V   | 3.3V  |
| PCI Bus [PMC]                           | 32-bit | 3.3V | 3.3V | 3.3V   | 3.3V   | 3.3V  |
| CARD                                    | 32-bit | 3.3V | 3.3V | 3.3V   | 3.3V   | 3.3V  |
| 64-bit                                  | 3.3V   | 3.3V | 3.3V | 3.3V   | 3.3V   | 3.3V  |
| 64-bit                                  | 3.3V   | 5V   | 3.3V | 3.3V   | 3.3V   | 3.3V  |
| 64-bit                                  | 5V     | 3.3V | 3.3V | 3.3V   | 3.3V   | 3.3V  |
| 64-bit                                  | 5V     | 5V   | 3.3V | 3.3V   | 3.3V   | 3.3V  |

Table 5 - Valid combinations of clock/signaling/bus width

Operation of 66 MHz in a 5V signaling environment is not recommended; hence the "invalid" entries for this combination in the table.

Configurations where Primary PCI bus operates at 33MHz and Secondary PCI bus operates at 66MHz is not supported for the 21134 bridge chip.

**Power Supply Environment**

PCI/PMC defines a variety of supply voltages available to a card:

- +3.3VDC to supply 3.3V logic
- +5.0VDC to supply 5V logic
- +12VDC to supply RS232, Analog, etc.
- 12VDC to supply RS232, Analog, etc.

According to the PCI specification, +3.3VDC, +5.0VDC, and -12VDC supplies are mandatory. However, the +3.3VDC supply is optional, and the PCI specification suggests that manufacturer's boards have some way of informing their systems with an upgrade bit.

**3.3V PCI Signaling Environment – Secondary PCI bus side**

The PMC-to-PCI adapter logic can be set up for PMC operation at either 3.3V or 5V signaling levels. This is accomplished via a jumper setting (J25) on the board. Also, the voltage setting pin should be positioned according to the signaling voltage level required for the installed PMC card. The factory default configuration is 3.3V signaling for the PMC card.

J25 sets the secondary side of the 21134 PCI-to-PCI bridge chip for 3.3V or 5V signaling per the following table. The correct position of the linking pin is also noted in this table.

| PMC operation  | J25 Pin 6's bus jumper | Linking Pin           |
|----------------|------------------------|-----------------------|
| 3.3V signaling | 3.3                    | 3.3V position         |
| 5V signaling   | 12 (default)           | 5V position (default) |

Table 2 - PCI bus secondary signal levels (J25)

Only one path on jumper can be跳接 on J25. Note that for proper operation a pull-up resistor must be跳接ed to either the 3.3 position for 3.3V operation, or the 5.0 position for 5V operation.

For user convenience, the link pin is跳接ed to the board class "SYNO" header (PCI connector) and is跳接ed to indicate that this connector is used for configuring the Secondary PCI VIO rail. Also, "3.3" and "5V" legends indicate the jumper settings for 3.3V and 5V operation, respectively.

**3.3/5V, 2.5V signaling, 33/66MHz valid combinations**

By virtue of the 21134 bridge chip used on this board, combination between PCI bus and PMC bus having different bus widths (32-bit, 64-bit), clock frequencies (33MHz, 66MHz) and PCI bus signaling levels (3.3V, 5V) is possible. One of the reasons imposed for the 21134 chip, not all combinations are valid, however. For example, operation of a 33MHz PMC card in a 66MHz PCI bus is possible, but not the other way around.

In our experience, we have found the majority of boards interconnected. Therefore, we would like to supply 3.3V power to the PCI bus without any external hardware. However, we have also come across some older motherboards that don't supply 3.3V power to the PCI bus.

Customers who are using motherboards that supply 3.3V to the PCI bus edge trigger should be using Tektronix P/N 3072. In the unlikely case where your motherboard does not support 3.3V power to the PCI bus, the Tektronix P/N 3074 provides a 1.5V-on-board DC-to-DC converter located in reference designator "DCT" on the board. This is a 1" square package that converts 5VDC from the PCI edge trigger to 3.3V going to the logic on the PMC-to-PCI adapter at +4.5V on the PMC side.

**Indicator LEDs**

Fourteen (14) red/green LEDs located at the top edge of the board provide a quick indication of the activity and state of the PCI bus and power supplies. The function of these LEDs are noted on the side-panel legend of the board, on the side opposite to the LEDs. These LEDs are also commanded below:

M1A - On when "M1A" is LOW (asserted) on the PCI bus.

M1B - On when "M1B" is LOW (asserted) on the PCI bus.

M2C - On when "M2C" is LOW (asserted) on the PCI bus.

M2D - On when "M2D" is LOW (asserted) on the PCI bus.

M3B - On when the VIO power rail on the Secondary PCI bus is greater than approximately 4.1 volts, indicating use of a 5V signaling PCI bus. Otherwise off (i.e., 3.3V PCI signaling is in use).

M4Q - On when the PCI board is receiving 22-bit bus requests to the PCI bus. Should always during bus master operation.

M5DF - On when the PMC card is driving M5(MODE[1]) LOW. If PMC asserts M5(MODE, the LED should be ON.

M7P - On when +12V power rail is supplied with voltage. Should always be ON.

M8V - On when +5V power rail is supplied with voltage. Should always be ON.

M93P - On when +3.3V power rail is supplied with voltage. Should always be ON.

M10D - On when Primary PCI bus VIO power rail is supplied with voltage. Should always be ON.

**VDD** – On-chip memory PCI bus VIO power rail is supplied with voltage. Should always be GND.

#### JTAG Connector – JPB (PCI bus to 27P84 chip)

JPB, located next to the DIP connector on the right side of the board, is used to connect the PCI bus "JTAG" signals to the Intel 21184 JTAG chip. Normally, the jumpers are not installed, so a JTAG connection to the 21184 chip is not made.

The pin numbering for JPB connector is indicated on the silk screen. The signal definitions are summarized below:

|                   |                     |
|-------------------|---------------------|
| Pin #1 – PCI TD   | Pin #2 – 21184 TDI  |
| Pin #3 – PCI TDO  | Pin #4 – 21184 TDO  |
| Pin #5 – PCI TCK  | Pin #6 – 21184 TCK  |
| Pin #7 – PCI TMS  | Pin #8 – 21184 TMS  |
| Pin #9 – PCI TEST | Pin #10 – 21184 TST |
| Pin #11 – Ground  | Pin #12 – Ground    |

To support the convention that TDO is tied to TDI for PCI bus cards that don't support or need JTAG, JPB is populated with a jumper between pins 1 and 2. There should not be any other jumpers applied to JPB.

The JTAG connections to the PMC connectors are done through "ALTERA" and "MACH" JTAG headers JF1 and JF2 on the PMC-to-PCI adapter. These are discussed in subsequent sections.

#### JTAG Connector – JPF (LATTICE)

For those PMC implementations using LATTICE devices (e.g. MACH family), and requiring JTAG access through the PMC's GND signals, the PMC-to-PCI adapter provides a header – JP2 – for connection to LATTICE's tqPRO programming cable.

The pinout of JP2 is as follows:

| Signal         | PMC connection | JP2 connection |
|----------------|----------------|----------------|
| TDI            | PM1/PM1 – 7    | 1              |
| GND            | PM1A           | 2              |
| TMS            | PM1/PM1 – 8    | 3              |
| GND            | PM1A           | 4              |
| TCK            | PM1/PM1 – 5    | 5              |
| 3.3V or 5V (?) | N/A            | 6              |
| TDO            | PM1/PM1 – 4    | 7              |
| GND            | PM1A           | 8              |
| TST            | PM1/PM1 – 2    | 9              |
| N/C            | PM1A           | 10             |

Table 5 - LATTICE JTAG header (JP2)

(?) – This is the power to the MACH cable. It is either 3.3V or 5V depending on JF2 jumper selection.

JP2 is also identified as "MACH" on the PMC-to-PCI adapter printed circuit board silk screened legend.

N/C – No connection made.

N/A – Not applicable.

#### JTAG Connector – JF1 (ALTERA)

The PMC "JTAG" signals – TDI, TDO, TCK, and TMS – are connected to 30-pin headers JF1 and JF2 on the PMC-to-PCI adapter. These are intended to be used for programming either ALTERA FPGAs or LATTICE MACH devices on the user's PMC board.

Specifically, JF1 is used to connect a parallel computer "parallel port" using ALTERA's "HyperI/O" cards. The pinout of JF1 is as follows:

| Signal         | PMC connection | JF1 connection |
|----------------|----------------|----------------|
| TCK            | PM1/PM1 – 1    | 1              |
| GND            | N/A            | 2              |
| TDO            | PM1/PM1 – 4    | 3              |
| 3.3V or 5V (?) | N/A            | 4              |
| TMS            | PM1/PM1 – 2    | 5              |
| 3.3V or 5V (?) | N/A            | 6              |
| TDI            | PM1/PM1 – 3    | 7              |
| GND            | N/A            | 8              |

Table 4 - ALTERA JTAG header (JF1)

(?) – This is the power to the ALTERA cable. It is either 3.3V or 5V depending on JF2 jumper selection.

JF1 is also identified as "ALTERA" on the PMC-to-PCI adapter printed circuit board silk screened legend.

N/C – No connection made.

N/A – Not applicable.

#### JTAG voltage level select jumper – JF2 (for ALTERA/MACH)

The LATTICE and ALTERA programming cables require a power supply from the target in order to power the logic in the cable. This power source is either 3.3V or 5V depending on the technology of the device you are attempting to program.

The PMC-to-PCI adapter provides a jumper setting to select between 3.3V or 5V power to the JTAG programming headers. This jumper header is labeled "JF2" on the silk screen legend.

The 3.3V and 5V positions are established according to the following table:

| JF2 header position | JF2 Pin #s for jumper |
|---------------------|-----------------------|
| 3V                  | 3-2                   |
| 5V                  | 1-2 (selected)        |

Table 5 - JF2 JTAG voltage level selector (JF2)

For user convenience, the silk screen legend on the board shows "JF2G" over JF2 parameter as an indication that this connector is used for configuring the JTAG cable ports. Also, "3V" and "5V" legends indicate the jumper position for 3V and 5V operation, respectively.

#### JTAG Connector – JF6 (internal Use Only)

Customers should NOT use the logic connector identified as "JF6" and "INTERNAL" on the silk screen legend. This connector is used during the reconnection of the PMC-to-PCI adapter to effect programming of the PLD located on the board.

**8-Pin DIN Connections**

The 8-pin DIN connector is located on the right edge of the PMC in PCI Adapter. The adapter is to receive the connection of the DIN I/O connector (PI-121501) or the PMC module to the A and C pins of the PCI connector via WAIbus bridge. This connector is fully addressed in the WAI-1000 specification and it contains the following numbering scheme:

| PMC I/O Pin Number | WAIbus PCI Connector Pin Number |
|--------------------|---------------------------------|
| 1                  | c1                              |
| 2                  | a1                              |
| 3                  | c2                              |
| 4                  | a2                              |
| (Continue on back) |                                 |
| 41                 | c32                             |
| 42                 | a32                             |

The c1 PMC I/O 1 connection is located near the upper edge of the PMC-to-PCI adapter board, whereas the a2 connection (PMC I/O 42) is located closer to the PCI connector.

The markings stamped on the DIN connector may be different from the because of the reverse nature of the user I/O connector on WAI Bus backplane. Please disregard any A and C row markings that may be stamped on the connector.

The user should fully understand the relationship between the DIN contacts and the PCI connectors before using the DIN connector. An adapter is a helpful tool to check continuity between these connectors and understand the theory of operation.



**Software**

The PCI-to-PCI adapter requires some initialization of the 21134 PCI bridge chip for proper operation. If correctly initialized, the bridge should be "transparent" to the host operating system and the attached PMC card should appear as if it is directly connected to the host's primary PCI bus.

Bridge initialization is generally done by either the Motherboard BIOS or via the Operating System. How this is accomplished depends on the user's specific hardware and BIOS version employed.

The 21134 bridge chip is a fairly common device known to many operating environments, and therefore Technobox does not ship any software "driver" for the 21134 chip. However, the user is cautioned that not all operating environments might correctly support the 21134 bridge chip. Please consult your hardware supplier for further details and contact Technobox for our experience with known operating environments.

The Technobox PMC-to-PCI adapter is tested with a 94-pin PMC SCA card installed in a 240-pin, 65MHz, 3.3V PCI slot. It is also tested for operation at 0.32-0.4, 33MHz 3.3V slot. The specific motherboards used for this testing is an Intel STX populated with 700 MHz Celeron processors. The particular motherboard used is a Phoenix BIOS. Please see documentation and search for "STX" for more information.

**APPENDIX A – Printed Circuit Board**

Technobox, Inc.

PIA8300, 4201 County Road  
Mount Laurel, NJ 08041  
Tel: 800-337-8000  
Fax: 800-331-0200

