

JTAG Connector - JP1 (ALTERA)

The PMC "JTAG" signals - TDI, TDO, TRST, TMS, and TCK - are connected to 10-pin headers JP1 and JP3 on the PMC to PCI adapter. These are intended to be used for programming either ALTERA FPGA or LATTICE MACH devices on the user's PMC board.

Specifically, JP1 is used to connect a personal computer Parallel Port using ALTERA's "ByteBlasterMV" cable. The pinout of JP1 is as follows.

Signal	PMC connection	JP1 connection
TCK	PN1/JN1 - 1	1
GND	N/A	2
TDO	PN1/JN1 - 4	3
3.3V or 5V (*)	N/A	4
TMS	PN1/JN1 - 3	5
3.3V or 5V (*)	N/A	6
N/C	N/A	7
N/C	N/A	8
TDI	PN1/JN1 - 5	9
GND	N/A	10

Table 4- ALTERA JTAG header (JP1)

(*) - This is the power to the ALTERA cable. It is either 3.3V or 5V depending on JP2 jumper selection.

JP1 is also identified as "ALTERA" on the PMC to PCI adapter printed circuit board silk screened legend.

N/C - no connection made

N/A - Not applicable.

JTAG Connector – JP3 (LATTICE)

For those PMC implementations using LATTICE devices (eg, MACH family), and requiring JTAG programming through the PMC's JTAG signals, the PMC to PCI adapter provides a header – JP3 – for connection to LATTICE's ispPRO programming cable.

The pinout of JP3 is as follows.

Signal	PMC connection	JP3 connection
TCK	PN1/JN1 – 1	1
GND	N/A	2
TMS	PN1/JN1 – 3	3
GND	N/A	4
TDI	PN1/JN1 – 5	5
3.3V or 5V (*)	N/A	6
TDO	PN1/JN1 – 4	7
GND	N/A	8
TRST	PN1/JN1 – 2	9
N/C	N/A	10

Table 5- LATTICE JTAG header (JP3)

(*) – This is the power to the MACH cable. It is either 3.3V or 5V depending on JP2 jumper selection.

JP3 is also identified as "MACH" on the PMC to PCI adapter printed circuit board silk screened legend.

N/C – No connection made

N/A – Not applicable.

JTAG voltage level select jumper – JP2 (for ALTERA/MACH)

The LATTICE and ALTERA programming cables require a power supply from the target in order to power the logic in the cable. This power supplied is either 3.3V or 5V depending on the technology of the devices you are attempting to program.

The PMC to PCI adapter provides a jumper setting to select between 3.3V or 5V power to the JTAG programming headers. This jumper header is labeled "JP2" on the silk screen legend.

The 3.3V and 5V positions are established according to the following table.

JTAG cable operation	JP2 Pin #'s for jumper
3V	2-3
5V	1-2 (default)

Table 6 - JTAG voltage level select (JP2)

For user convenience, the silk screen legend on the board shows "PROG" near JP5 connector as an indication that this connector is used for configuring the JTAG cable power. Also, "5V" and "3.3V" legends indicate the jumper position for 5V and 3V operation, respectively.

JTAG Connector – JP6 (Internal Use Only)

Customers should NOT use the 10-pin connector identified as "JP6" and "INTERNAL" on the silk screen legend. This connector is used during the manufacture of the PMC to PCI adapter to effect programming of the PLD located on the board.

96-pin DIN Connections

The 96-pin DIN connector is located at the right edge of the PMC to PCI Adapter. Its purpose is to mimic the connection of the USER I/O connector (JN4/PN4) on the PMC module to the 'A' and 'C' rows of the P2 connector on a VMEbus board. This connection is fully outlined in the IEEE 1386 specification and it adheres to the following numbering strategy:

<u>PMC I/O Pin Number</u>	<u>VMEbus P2 Connector Pin Number</u>
1	c1
2	a1
3	c2
4	a2
(Continue similarly)	
63	c32
64	a32

The c1 (PMC I/O 1) connection is located near the upper edge of the PMC-to-PCI adapter board, whereas the a32 connection (PMC I/O 64) is located closest to the PCI connector.

The markings stamped on the DIN connector may be different than this because of the reverse nature of the rear I/O connector on VME backplanes. Please disregard any A and C row markings that may be stamped on the connector.

The user should fully understand the relationship between the DIN contacts and the JN2 connections before using the DIN connector. An ohmmeter is a helpful tool to check continuity between these connectors and understand the theory of operation.

Software


The PMC to PCI adapter requires some initialization of the 21154 PCI bridge chip for proper operation. If correctly initialized, the bridge should be "transparent" to the host operating system and the attached PMC card should appear as if it is directly connected to the host's primary PCI bus.


Bridge initialization is generally done by either the Motherboard BIOS and/or the Operating System. How this is accomplished depends on the user's specific hardware and firmware being employed.

The 21154 bridge chip is a fairly common device known to many operating environments, and therefore Technobox does not ship any software "drivers" for the 21154 chip. However, the user is cautioned that not all operating environments might (correctly) support the 21154 bridge chip. Please consult your hardware supplier for further details and contact Technobox for our experience with known operating environments.

The Technobox PMC to PCI adapter is tested with a 64-bit PMC SCSI card installed in a 64-bit, 66MHz, 3.3V PCI slot. It is also tested for operation in a 32-bit, 33MHz 5V slot. The specific motherboard used for this testing is an Intel STL2 populated with 700 MHz Celeron processors. This particular motherboard uses a Phoenix BIOS. Please see www.intel.com and search for "STL2" for more information.

APPENDIX A – Printed Circuit Board





Technobox, inc.

PMB 300, 4201 Church Road
Mount Laurel, NJ 08054
Tel. 609-267-8988
Fax 609-261-1011

21154 BRIDGED 64-BIT PMC TO PCI ADAPTER
COPYRIGHT (C) 2001, ALL RIGHTS RESERVED
TOP ASSEMBLY 3673/3674, PCB 3689
REV 5/18/2001
MADE IN USA

Dev
Ham
Static
Static
Reusa
Do No



Static
Dev
Harm
Static
Static
Reusa
Do No

MADE IN CHINA
THE IS A GOOD COPY

081274B
M026 1B
USA
180K
P/M
1.673
REV
070201

N
ive



Introduction

Block Diagram



Figure 1 - Block Diagram

The 24-bit FMC-to-PC Adapter with PC-to-PC bridge permits delivery of FMC-oriented applications in a standard PC environment.

The product features a 21154 PCI-to-PCI bridge chip to receive PC bus signal integrity over multiple adapters plugged into a single PCI bus segment. The 21154 bridge will operate either at 33 MHz or 66 MHz PCI bus clock, or either the primary or secondary side of the bridge. Division clock frequencies of 66 MHz primary side and 33 MHz secondary side works, but the 21154 does not support 33MHz on the primary side with 66 MHz on the secondary side. Any one of 33, 66 and 44 bit on the primary/secondary side is accommodated.

A 3.3V switching DC-to-DC converter is provided as a provision option (order P/N 3074) on the board converts the 5V power from the PC edge finger to 3.3V for the FMC. The option operates in motherboards which do not support 3.3V power. The maximum current from the regulator is 3 Amps at 3.3 Volts. The other provision option, P/N 3073, does not provide the DC-to-DC converter but uses 3.3V power directly from the PC edge finger.

Several LEDs visible from the edge of the board monitor power (PWR), 5V, +12V, -12V, 5V, 3.3V and key PC bus signals (P/N, BUSMGRST, #REQ). Two LEDs sense the WO signal voltage to indicate if the data bus 3.3V (WO = 3.3V) or 5V (WO = 5V) PC bus signaling. These two LEDs = PWR and 5VDC = indicate voltage for the primary side and secondary side PC bus, respectively.

An optional fan assembly (P/N 3075) is available that fits over low FMC-to-PC adapter boards and provides substantial forced air cooling of high-power FMC modules.

The BUSMGRST signal to the FMC is set to 5V indicating use of the PC bus for the FMC connectivity.

The user may select either 3.3V or 5V secondary PC bus signaling levels using a jumper on the FMC to PC adapter board. The 3.3V / 5V signaling level for the primary PC bus is established by the "W0" position on the PC bus edge finger.

The 3TAD signals going to the FMC are brought out to 15 pin headers to allow easy to program their FLD and FPGA logic on the FMC card. One header is configured for ALTERA use, the other for MACH FLD use.

The 2-wire C pins of a 6-pin DM connector, located toward the rear of the board, connect with the 6-pin user I/O connector (I/OPE) on the 48449MHW card. This connection is specified by 80P 1306 for the PC connector on VMbus boards and permits internal connection of user I/O should the FMC board support user I/O connectivity.

A high quality 2.5 mm thick anodized aluminum panel, with a 0.2 mm chamfered edge, is provided on the PC board bracket. This allows the mechanics of a FMC installed on a VMbus board or other host environment and allows the FMC board to be firmly positioned on the board.

Environment

This Technexion product is a **commercial-grade** component. Accordingly, specifications are as follows:

- Temperature (Operating): 0 to 55 degrees C.
- Temperature (Storage): -40 to +85 degrees C.
- Altitude: Not Specified or Characterized. Typical carrier equipment is 15,000 ft.
- Availability/Operating/Storage: 5% to 95% humidity.
- Vibration: Not specified or Characterized.
- MTBF: Not calculated.
- Voltage Required: +12V, 0V, +5V, +3.3V (P/N 3073 only), Tot. +1.0V.
- Power Required: 150.

Part Numbers

The part numbers associated with the product are:

- P/N 3070: FMC to PC adapter - No 3.3V DC to DC converter (FMC 3.3V Power comes from PC edge finger)
- P/N 3074: FMC to PC adapter - With 3.3V DC to DC converter (FMC 3.3V Power comes from converter - not from PC edge finger)
- P/N 3075: Fan assembly. Each 3075 supports four FMC to PC adapters.

Revisions

Rev 0 - 4/21/01 - Initial release

Rev 1 - 12/15/01 - Added Fan Assembly installation photos and some text.

References

This manual assumes the reader has basic fundamental understanding of PC and FMC operation as can be obtained from the following references materials:

1. IEEE 1384 specification - Defines "Customer Mapping Card (CMC)" mechanism and state electrical specifications. Available from www.1384.org
2. IEEE 1384.1 specification - Defines PC bus signal connections to the FMC connector. Available from www.1384.org
3. Intel 21154 PCI to PCI bus bridge datasheet and related documents. Consult these if you require a better understanding of the PC bus bridge chip used on this board. See www.intel.com
4. PC specification - The common industry standard PC bus Specification is available for purchase at www.pc.org

Installation

General

To install a FMC card on the FMC to PC Adapter, use the FMC into position on the adapter as would normally be done to install a FMC card in a VMbus host processor application.

The PC bracket on the adapter has been modified using a machined aluminum piece that is dimensioned to the IEEE 1384 specification. Also, the FMC has been positioned on the FMC to PC adapter such that the FMC board is normally flush with the rear surface of the PC bracket.

The FMC board opening on the PC bracket is centered with respect to the rear opening in a standard PC cabinet. This provides natural space for the board assembly over on a FMC to protrude through the rear of a PC. However, to a extent, the user will notice a slight deviation of the FMC toward the board, which is normal. The board provides metric M2.5 threaded holes to secure the FMC to the host. While these holes are flush against the host processor card, in the case of the FMC to PC adapter, they will be approximately 1.5 mm above the corresponding hole in the FMC to PC adapter.

It is possible to secure the FMC to the rear using FMC-supplied standoffs with M2.5 metric threads.

NOTE:

Because of the deviation of the FMC toward the host, it is not recommended that the board be secured via M2.5 screws or screws typically be done in a FMC application. However, should the user need to secure the board, Technexion recommends the use of one or more flat washers between the adapter and the FMC board.

The opening in the PC bracket, which secures the FMC board, has been normally modified to the IEEE 1384 specification and complies with the tolerances (0.15mm) indicated therein. However, certain FMC boards on the market appear to be a tight fit. In these cases, it is suggested that the conductive aluminum DM panel be removed to ease the installation of the FMC to the FMC to PC Adapter.

FMC Signal Level Wiring

The factory default configuration is operation of the FMC at 3V signaling levels. This is indicated by the "keying ring" located on the FMC to PC adapter at the 2V position per the IEEE 1384 specification. Consequently, there is a jumper setting on the board (J 5) which sets the secondary PC bus "W0" voltage level to work at 3V.

If the FMC installed on the FMC to PC adapter requires 5V bus signaling levels, the user should unplug and move the keying ring to the 5V position and also change the J5 jumper setting for 5V signaling operation. Please see discussion of J5 later in this manual.

AN 3677 Fan Assembly Installation

An optional PM 3675 Fan Assembly is available to provide forced air cooling to a pair of 3672 or 3674 PMC to PCI adapters. This scheme has been carefully designed to pull air up through the PMC heat sink(s) on the PMC to PCI adapter from the space around the PCI edge "finger". Most motherboards will provide the PCI board sufficiently close to the motherboard to provide an "airway" space for the fan. The solution is done symmetrically through the use of a miniature fan, which is powered from a 5-volt DC connector on the PMC to PCI adapter (labeled J4 on the silk screen legend).

A single 3675 fan assembly will handle up to two 3672/3674 PMC to PCI adapters. It is also possible to use this fan assembly on a single PMC to PCI adapter if the adjacent PCI slot is not occupied. In some cases, a short-length PCI card (eg. Ethernet) might be installed in the adjacent PCI slot without interfering with the fan assembly operation.

The 3675 fan assembly is shipped in an "assembled" fashion to load off the parts together and also to assure the correct number and type of screws are included. The user must first disassemble the components, screw them down to the PMC to PCI adapter, plug the assembly into the PCI slot, and finally check the fan and support slots to the fan.

A step-by-step procedure is as follows:

1. Install the PMC card(s) on the PMC to PCI adapter(s).
2. Detach the four "U" shaped channels from the fan plate as shipped from Technikon. Engage the fan attached to the fan plate.
3. Attach two "U" shaped channels to each PMC to PCI adapter as shown in the photograph. Keep the threaded RM fasteners spaced in order to later achieve mounting of the fan plate. Use the screws from step 5, and please make sure to install the lock-washer and flat-washer on the screw-head side of the printed circuit board. The flat-washer goes against the printed circuit board, while the lock-washer goes against the screw head.
4. Install the PMC to PCI adapter(s) in the target machine as shown in the photograph. Make sure the edge fingers are properly seated in the mechanism. Don't screw down the PCI bracket yet, since doing so will hamper proper alignment of the fan plate screw openings with the threaded RM nuts.
5. Attach Fan Plate (with fan) to the installed PMC to PCI adapters. Use a total of 8 screws. Make sure to install the lock-washer and flat-washer on the screw-head side of the fan plate. The flat-washer goes against the fan plate, while the lock-washer goes against the screw head.
6. With the fan plate removed and the PMC to PCI adapter(s) properly seated in their respective PCI slots, screw down the PCI bracket to the target machine.
7. Connect the fan power line to J4 of any one of the installed PMC to PCI adapters. The connector is keyed to assure proper voltage polarity. In this case, RED is +5V, and BLACK is GROUND.




Figure 2 - Fan assembly attached to PMC to PCI adapter




Figure 3 - Two PMC to PCI adapters ready to receive Fan Plate



Figure 4 - Two PMC to PCI adapters showing Fan Plate Installed

Note that these early photos show a disassembled PMC to PCI adapter fitted with its PMC bracket and its PCI bracket. However, the reader should be able to interpret these photos for correct fan installation.

Operation and Configuration

PCI/PRESENT Signals

The PCI specification identifies four PRESENT signals on the PCI connector that correspond to the pinout description of the PCI board. In concept, these signals can be monitored by an intelligent host design to identify power supply overloading situations.

The state of the PRESENT 1 and PRESENT 2 signals are controlled by two jumpers located at J9 on the board as follows:

Signal	PCI edge finger pin	R1	R2E	J9 Pin #s
PRESENT1	08	GROUND (Default)	OPEN	1-2
PRESENT2	01	GROUND (Default)	OPEN	3-4

Table 1 - Jumper for PCI/PRESENT 1 and PRESENT 2 (J9)

Note that "PRESENT" and "PRESENT" signals on the SR Screen on the Printed Circuit Board help identify the positions of these jumpers at J9, as well as a "PRESENT" label next to J9. Also, a square pad on the Printed Circuit Board white-side indicates J9 pin number 1.

In its normal configuration as shipped from the factory, both jumpers are installed, thereby grounding both PRESENT 1 and PRESENT 2 signals.

BUSMODE Signals

The BUSMODE signals are unique to the IEEE 1384, and are not found in the PCI specification. They allow a host that supports connectivity to an IEEE 1384 board, to identify whether an SR01 or SR02 overhead is installed. Essentially, three BUSMODE signals (pins 1, 2) are driven by the Host Processor with a code defined by the IEEE specification and the Common Machine Card (CMC) should respond with BUSMODE[1] assertion if it is supported by the requested bus mode.

The PMC to PCI adapter presents a 0B1 pattern on the BUSMODE[1,2] signals to the PMC card. This encoding is for PCI bus applications.

A properly designed PMC module should assert BUSMODE[1] when it sees the 801 pattern on BUSMODE[1,2]. An LED on the PMC to PCI adapter - D6 - is illuminated when BUSMODE[1] is asserted. The asserted state of BUSMODE[1] is LOW.

33-66MHz bus width support - Primary PCI bus side

Operation of the PCI bus at 33-66 or 66-66 MHz on the Primary PCI bus side of the 21134 bridge chip is automatically selected by PCI bus protocol. This is accomplished via the PCI bus C[317..4] lines together with the R[2024] and G[474] lines.

33-66MHz bus width support - Secondary PCI bus side

Operation of the PCI bus at 33-66 or 66-66 MHz on the Secondary PCI bus side of the 21134 bridge chip is automatically selected by PCI bus protocol. This is accomplished via the PCI bus C[317..4] lines together with the R[2024] and G[474] lines.

The 21134 bridge chip will automatically post/break works between 33-66 and 66-66 systems. For best performance, this is highly recommended to the user.

33-66MHz clock speed support - Primary PCI bus side

Support for 33MHz to 66MHz clock speed on the Primary PCI bus side of the 21134 bridge chip is determined by the "M66M" signal on the edge finger connector. This is located on edge finger pin 64.

PCI bus slots which only support 33 MHz will have this signal tied to GROUND. Otherwise, it will be HIGH and there is a pull-up on the PNC to PCI adapter to ensure a valid HIGH signal. The 21134 bridge chip senses the state of M66M to determine the operating speed of the Primary PCI bus.

33-66MHz clock speed support - Secondary PCI bus side

Support for 33MHz to 66MHz clock speed on the Secondary PCI bus side of the 21134 bridge chip is determined by the "M66M" signal on the PNC connector. This is located on pin J03P10 pin 47.

PNC cards plugged into the PNC to PCI adapter which only support 33 MHz will have the signal tied to GROUND. Otherwise, it will be HIGH and there is a pull-up on the PNC to PCI adapter to ensure a valid HIGH signal. The 21134 bridge chip senses the state of M66M to determine the operating speed of the Secondary PCI bus.

3V/5V PCI Signaling Environment - Primary PCI bus side

The PNC to PCI adapter is based on the PCI edge fingers for "universal" operation. That is, the PNC to PCI adapter can be plugged into either a 3V signaling environment or a 5V signaling environment and operate correctly. This is accomplished through the use of the "VCO" power rail on the PCI edge fingers, which connects to the 21134 bridge chip Primary VIO signal.

There are no jumpers required to configure the Primary PCI bus side signaling level. Again, it is done automatically through the VIO voltage level on the PCI edge fingers as presented to the PNC to PCI adapter.

3V/5V PCI signaling Environment - Secondary PCI bus side

The PNC to PCI adapter can be set up for PNC operation at either 3.3V or 5V signaling levels. This is accomplished by a jumper setting "J3" on the board. Also, the voltage tying peg should be positioned according to the signaling voltage level required by the installed PNC card. The factory default configuration is 5V signaling for the PNC card.

J3 sets the secondary side of the 21134 PCI to PCI bridge chip for 3V or 5V signaling per the following table. The correct location of the tying peg is also noted in this table.

PNC operation	J3 Pin 4's for jumper	Tying Peg
3V signaling	2-3	3V position
5V signaling	1-2 (default)	5V position (default)

Table 2 - PCI bus secondary signal levels (PNC)

Only one push-on jumper can be installed on J3. Note that for proper operation a push-on jumper must be installed in either the 1-2 position for 5V operation, or the 2-3 position for 3V operation.

For user convenience, the 2x6 lock-in legend on the board shows "5V" near J3 connector as an indication that this connector is used for configuring the Secondary PCI VIO cell. Also, "5V" and "3.3V" legends indicate the jumper position for 5V and 3V operation, respectively.

33-66MHz 3V/5V signaling, 33-66MHz valid combinations

So long as the 21134 bridge chip used on the board, connection between PCI bus and PNC bus having different bus widths (33-bit, 64-bit), clock frequencies (33MHz, 66MHz) and PCI bus signaling levels (3V, 5V) is possible. Check operations imposed by the 21134 chip, not all combinations are valid, however. For example, operation of a 33MHz PNC card in a 64-bit PCI slot is possible, but not the other way around.

A table showing valid combinations of bus width, signaling, and clock speed follows. The table headers consist of 2 numbers - X Y Z - representing the bus width, clock speed, and signaling levels, respectively.

		PRIMARY SIDE PCI BUS (PCI edge fingers)									
		X Y Z	33 33 3	33 33 5	33 66 3	33 66 5	64 33 3	64 33 5	64 66 3	64 66 5	
Secondary Side PCI Bus (PNC CARD)	33 33 3	OK	OK	OK	Invalid	OK	OK	OK	Invalid	Invalid	
	33 33 5	OK	OK	OK	Invalid	OK	OK	OK	Invalid	Invalid	
	33 66 3	Invalid	Invalid	OK	Invalid	Invalid	Invalid	OK	Invalid	Invalid	
	33 66 5	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	
	64 33 3	OK	OK	OK	Invalid	OK	OK	OK	Invalid	Invalid	
64 33 5	OK	OK	OK	Invalid	OK	OK	OK	Invalid	Invalid		
64 66 3	Invalid	Invalid	OK	Invalid	Invalid	Invalid	OK	Invalid	Invalid		
64 66 5	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid		

Table 3 - Valid combinations of clock/signaling/bus width

Operation of 66 MHz in a 5V signaling environment is not recommended, hence the "Invalid" entries for this combination in the table.

Combinations where Primary PCI bus operates at 33MHz and Secondary PCI bus operates at 66MHz is not supported by the 21134 bridge chip.

Power Supply Environment

PC/PNC defines a variety of supply voltages available to a card.

- 3.3VDC to supply 3.3V logic
- 5.0VDC to supply 5V logic
- +12VDC to supply IDE, Analog, etc.
- -12VDC to supply IDE, Analog, etc.

According to the PCI specification, 3.3VDC, +12VDC, and -12VDC supplies are mandatory. However, the 3.3VDC supply is optional, and the PCI specification suggests that motherboard vendors have some say of allowing their systems with an upgrade kit.

In our experience, we have found the majority of quality commercial system manufacturers to supply 3.3V power to the PCI slots without any special hardware. However, not all do since access using other manufacturers that don't supply 3.3V power to the PCI slots.

Customers who are using motherboards that supply 3.3V to the PCI bus edge fingers should be using Technobit P/N 3672. In the unlikely case where your motherboard does not support 3.3V power to the PCI slots, the Technobit P/N 3674 provides a "float on-board" DC-to-DC converter located on a surface designated "DC1" on the board. This is a 1" square package that converts 5VDC from the PCI edge fingers to 3.3V going to the logic on the PNC to PCI adapter as well as the PNC card.

Indicator LEDs

Fourteen 04016 indicator LEDs located at the top edge of the board provide a quick indication of the activity and state of the PCI bus and power regulation. The function of these LEDs are noted on the silk-screen legend of the board, on the side opposite to the LEDs. These LEDs are also summarized below:

- INTA** - On when "INTA" is LOW (asserted) on the PCI bus.
- INTB** - On when "INTB" is LOW (asserted) on the PCI bus.
- INTC** - On when "INTC" is LOW (asserted) on the PCI bus.
- INVD** - On when "INVD" is LOW (asserted) on the PCI bus.
- P23B** - On when the VIO power rail on the Primary PCI bus is greater than approximately 4.1 volts, indicating use of a 3V signaling PCI bus. Otherwise, off (i.e., 3.3V PCI signaling is in use).
- P23S** - On when the VIO power rail on the Secondary PCI bus is greater than approximately 4.1 volts, indicating use of a 3V signaling PCI bus. Otherwise, off (i.e., 3.3V PCI signaling is in use).
- REQ** - On when the PNC board is receiving 33-bit Bus Requests to the PCI bus. Should flicker during bus master operation.
- BSHMODE** - On when the PNC card is driving BUSMODE[1] LOW. If PNC master BUSMODE, the LED should be ON.
- 12V** - On when -12V power rail is supplied with voltage. Should always be ON.
- +12V** - On when +12V power rail is supplied with voltage. Should always be ON.
- 5V** - On when 5V power rail is supplied with voltage. Should always be ON.
- +3.3V** - On when 3.3V power rail is supplied with voltage. Should always be ON.
- VIO** - On when Primary PCI bus VIO power rail is supplied with voltage. Should always be ON.

5V0 - On-chip Memory PD for VIO power rail is supplied with voltage through always-on JTAG.

JTAG Connector - JP8 (PCI bus to 21154 chip)

JP8, located next to the DIN connector on the right side of the board, is used to connect the PC bus "JTAG" signals to the Intel 21154 bridge chip. Normally, the jumpers are not installed as a JTAG connection to the 21154 chip is not made.

The pin numbering for JP8 connector is indicated on the silk screen. The signal definitions are summarized here:

Pin #1 - PD TDI	Pin #2 - 21154 TDI
Pin #3 - PC TDO	Pin #4 - 21154 TDO
Pin #5 - PC TCK	Pin #6 - 21154 TCK
Pin #7 - PC TMS	Pin #8 - 21154 TMS
Pin #9 - PC TST	Pin #10 - 21154 TST
Pin #11 - Ground	Pin #12 - Ground

To support the convention that TDD is tied to TDI for PCI bus cards that don't support or need JTAG, JP8 is populated with a jumper between pins 1 and 2. There should not be any other jumpers applied to JP8.

The JTAG connections to the FMC connectors are done through "ALTERA" and "MACH" JTAG headers JP1 and JP2 on the FMC to PC adapters. These are discussed in subsequent sections.

JTAG Connector - JP1 (ALTERA)

The FMC "JTAG" signals - TDI, TDO, TST, TMS, and TCK - are connected to 30-pin headers JP1 and JP2 on the FMC to PC adapter. These are intended to be used for programming either ALTERA FPGAs or LATTICE MACH devices on the user's FMC board.

Specifically, JP1 is used to connect a personal computer further out using ALTERA "ByteBlaster" cables. The pinout of JP1 is as follows:

Signal	FMC connector	JP1 connector
TCK	Pin 1/20 - 1	1
GND	N/A	2
TDO	Pin 3/21 - 4	3
3.3V or 5V (?)	N/A	4
TMS	Pin 5/22 - 5	5
3.3V or 5V (?)	N/A	6
N/C	N/A	7
N/C	N/A	8
TDI	Pin 9/23 - 9	9
GND	N/A	10

Table 4 - ALTERA JTAG header (JP1)

(?) - This is the power to the ALTERA cable. It is either 3.3V or 5V depending on JP2 jumper selection.

JP1 is also identified as "ALTERA" on the FMC to PC adapter printed circuit board silk screened legend.

N/C - no connection made

N/A - Not applicable

JTAG Connector - JP2 (LATTICE)

For fixed FMC implementations using LATTICE devices (eg. MACH family), and requiring JTAG programming through the FMC's JTAG signals, the FMC to PC adapter provides a header - JP2 - for connection to LATTICE upFMC programming cable.

The pinout of JP2 is as follows:

Signal	FMC connector	JP2 connector
TCK	Pin 1/20 - 1	1
GND	N/A	2
TMS	Pin 3/21 - 3	3
GND	N/A	4
TDI	Pin 5/22 - 5	5
3.3V or 5V (?)	N/A	6
TDO	Pin 7/23 - 4	7
GND	N/A	8
TST	Pin 9/24 - 2	9
N/C	N/A	10

Table 5 - LATTICE JTAG header (JP2)

(?) - This is the power to the MACH cable. It is either 3.3V or 5V depending on JP2 jumper selection.

JP2 is also identified as "MACH" on the FMC to PC adapter printed circuit board silk screened legend.

N/C - No connection made

N/A - Not applicable

JTAG voltage level select jumper - JP3 (for ALTERA/MACH)

The LATTICE and ALTERA programming cables require a power supply from the target in order to connect the bus to the cable. The power supplied is either 3.3V or 5V depending on the technology of the device you are attempting to program.

The FMC to PC adapter provides a jumper setting to select between 3.3V or 5V power to the JTAG programming headers. This jumper header is labeled "JP3" on the silk screen legend.

The 3.3V and 5V positions are established according to the following table:

JTAG cable JP2 Pin # for jumper selection	JP3 Pin # for jumper selection
3-3	3-3
5V	1-2 (default)

Table 6 - JTAG voltage level select (JP3)

For user convenience, the silk screen legend on the board shows "TRD00" near JP3 connector as an indication that the connector is used for configuring the JTAG cable power. Also, "5V" and "3.3V" legends indicate the jumper position for 5V and 3V operation, respectively.

JTAG Connector - JP6 (Internal Use Only)

Customers should NOT use the 10-pin connector identified as "JP6" and "INTERNAL" on the silk screen legend. This connector is used during the manufacture of the FMC to PC adapter to effect programming of the FLD located on the board.

44-pin DIN Connectors

The 44-pin DIN connector is located at the right edge of the PNC to PC Adapter. Its purpose is to match the connection of the IDE0 I/O connector (242194) on the PNC module to the 'A' and 'C' pins of the PC connector on a WinBus board. This connection is fully defined in the 9781 I/O specification and it follows the following numbering strategy:

PNC I/O Pin Number	WinBus PC Connector Pin Number
1	13
2	14
3	15
4	16
Continue similarly	
41	43
44	46

The #1 (PNC I/O 1) connector is located near the upper edge of the PNC-to-PC adapter board, whereas the #43 connector (PNC I/O 44) is located closer to the PCI connector.

The markings stamped on the DIN connector may be different than the because of the reverse nature of the user I/O connector on IDE dockboxes. Please disregard any A and C pin markings that may be stamped on the connector.

The user should fully understand the relationship between the DIN contacts and the I/O connections before using the DIN connector. An advantage is a helpful tool to check continuity between these connectors and understand the theory of operation.

Software



The PNC to PC adapter requires some initialization of the 21134 PCI bridge chip for proper operation. If correctly initialized, the bridge should be "transparent" to the host operating system and the attached PNC card should appear as if it is directly connected to the host's primary PCI bus.

Bridge initialization is generally done by either the Motherboard BIOS and/or the Operating System. How this is accomplished depends on the user's specific hardware and firmware being employed.

The 21134 bridge chip is a fairly common device known to many operating environments, and therefore Technobox does not ship any software "drivers" for the 21134 chip. However, the user is cautioned that not all operating environments might correctly support the 21134 bridge chip. Please consult your hardware supplier for further details and contact Technobox for our experience with known operating environments.

The Technobox PNC to PC adapter is tested with a 24-bit PNC SCSI card installed in a 24-bit, 60MHz, 3.3V PCI slot. It is also tested for operation in a 32-bit, 33MHz 5V slot. The specific motherboard used for this testing is an Intel DTL2 populated with 100 MHz, Cacheless processors. The particular motherboard used is a Phoenix BIOS. Please see our website and search for "DTL2" for more information.

APPENDIX A -- Printed Circuit Board



Technobox, Inc.
 PMS 301, 4201 Church Road
 Mount Laurel, NJ 08054
 Tel: 856-287-8000
 Fax: 856-281-0211

