16 April 2018, 12:30 | #21 |
Registered User
Join Date: Jun 2009
Location: Dublin, then Glasgow
Posts: 6,334
|
Yep, I mentioned the standard API issue before... That opportunity was missed with the clockport, and as a result drivers have to probe the hardware themselves, with the potential to upset other hardware and drivers, and with things like clockport splitters having to be explicitly supported by the driver instead of simply attempting to open the clockport with a relevant unit number.
As for whether this interface would work with a clockport splitter, that depends on how the driver is written. It *should* work with a Prisma in most cases since the Prisma can be used on any port whereas non-splitter-aware drivers will only work on port 0. The only issue might be funky behaviour of either board from probing reads/writes of the other's driver. |
16 April 2018, 16:20 | #22 |
Registered User
Join Date: Oct 2016
Location: Berks, UK
Posts: 269
|
|
16 April 2018, 19:55 | #23 |
Registered User
Join Date: Jan 2018
Location: Gloucester
Posts: 83
|
Excellent, great to see!
I too am very interested. |
17 April 2018, 14:02 | #24 |
Guru Meditating
Join Date: Jun 2014
Location: England
Posts: 2,337
|
Great project!
This will work on the clockport of a Deneb? If so, interested in three! |
24 April 2018, 22:56 | #25 |
Registered User
Join Date: Jan 2014
Location: Wroclaw/Poland
Posts: 245
|
|
24 April 2018, 22:58 | #26 |
Registered User
Join Date: Jan 2014
Location: Wroclaw/Poland
Posts: 245
|
Progress - 80%
[ Show youtube player ] |
24 April 2018, 23:08 | #27 |
Registered User
Join Date: Sep 2017
Location: birmingham, uk
Posts: 548
|
Spidi what transfer rate you getting?
At the end of video you faded out just before that critical 'speed' test lol |
25 April 2018, 09:50 | #28 |
Registered User
Join Date: Feb 2014
Location: Germany
Posts: 527
|
Speed is probably limited at ca. 100-150 kb/s in best case due to the clock port.
Still great I'd say. Take my money!!! |
25 April 2018, 11:02 | #29 | |
Registered User
Join Date: Jan 2014
Location: Wroclaw/Poland
Posts: 245
|
Quote:
Test system - Amiga 1200 14MHz, 2MB Chip Ram, SPI controller for clock port. [ Show youtube player ] |
|
25 April 2018, 11:29 | #30 | |
Registered User
Join Date: Sep 2017
Location: birmingham, uk
Posts: 548
|
Quote:
Edit or sysinfo is being silly, let's find a reliable speed test tool and stick to it ? hmm Last edited by solidcore; 25 April 2018 at 11:36. |
|
25 April 2018, 11:31 | #31 |
Banana
Join Date: Jul 2016
Location: Darmstadt
Posts: 1,213
|
Blimey, that SDHC makes a bit of a difference!
How many devices (CS lines) does the adaptor support? |
25 April 2018, 14:18 | #32 |
Banned
Join Date: Mar 2016
Location: wolverhampton
Posts: 153
|
I would like to buy one of these too but to use in my a600 on the 604 expansions clock ports.
|
25 April 2018, 22:04 | #33 | |
Registered User
Join Date: Jan 2014
Location: Wroclaw/Poland
Posts: 245
|
Quote:
My SPI controller has a maximum clock of 25MHz. The same SPI controller in the Wicher500i card 50MHz shows a transfer rate of 48MB/s for any SDHC card and 250kB/s for a regular SD card. |
|
25 April 2018, 22:05 | #34 |
Registered User
Join Date: Jan 2014
Location: Wroclaw/Poland
Posts: 245
|
|
26 April 2018, 13:09 | #35 |
ex. demoscener "Bigmama"
Join Date: Jun 2012
Location: Fyn / Denmark
Posts: 1,624
|
That looks very suspicious considering the speed of the clockport itself is a few 100 kbytes/sec.
|
26 April 2018, 13:14 | #36 |
Registered User
Join Date: Sep 2017
Location: birmingham, uk
Posts: 548
|
Yeah that's what I am thinking. I believe either driver is bugged or sysinfo. Either way It's awesome work. I need to get round to trying 25mhz clock on the a1200 expansion bus, atm I'm limited to PAL/2 over a wire or Amiga clk input. Will play with adding a 25mhz ext clock. are you still using 512 blocks read/write or higher for SDHC , say 4096 ??
Last edited by solidcore; 26 April 2018 at 13:22. |
26 April 2018, 15:33 | #37 |
Registered User
Join Date: Jan 2014
Location: Wroclaw/Poland
Posts: 245
|
|
26 April 2018, 15:37 | #38 | |
Registered User
Join Date: Jan 2014
Location: Wroclaw/Poland
Posts: 245
|
Quote:
|
|
26 April 2018, 15:44 | #39 |
Registered User
Join Date: Sep 2017
Location: birmingham, uk
Posts: 548
|
Spidi, okay unsure then how this is happening or achieving greater performance than a couple hundred KB/sec without it being a bug. Are you faking the CRC's with 0xFF?
|
06 May 2018, 22:50 | #40 |
Registered User
Join Date: Feb 2014
Location: Germany
Posts: 527
|
Any chance of an update ?
I'm craving to get one for Ethernet on my Miggy. |
Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
Thread Tools | |
Similar Threads | ||||
Thread | Thread Starter | Forum | Replies | Last Post |
Help please A1200 rev 1b motherboard with 40 pin clock port | chocsplease | support.Hardware | 37 | 14 March 2017 18:14 |
bad A1200 clock port possible? | Prosonic | support.Hardware | 1 | 10 December 2016 09:00 |
Clock port connectors | Graz | support.Hardware | 1 | 22 June 2014 11:22 |
Changing video port master clock | BuckoA51 | support.Hardware | 4 | 24 June 2012 17:10 |
Using Subway clock port cable with Delfina | phipscube | support.Hardware | 6 | 19 June 2010 10:24 |
|
|