View Single Post
Old 12 March 2014, 22:07   #64
pandy71
Registered User
 
Join Date: Jun 2010
Location: PL?
Posts: 2,769
Quote:
Originally Posted by Kai View Post
....and i just found a way to implement 68030 cache....can someone check this over as well to make sure i'm not jumping the gun?

http://www.nextcomputers.org/NeXTfil...che_Design.pdf

The Cache Comparators are long since discontinued but...i have a source, and there are more than a few!

http://www.4starelectronics.com/part...T216320FM.html

Asking around suppliers for the MC68030FE25 - anyone know the difference, if any, between the -B and -C models? Just revisions?
Kai, no sense to search for this particular device - probably any TAG SRAM from PC can be used - probably there is some change in code required but anyway PAL's should be replaced by one CPLD, also probably some memory (32 bit, modern SDRAM or at least FPM/EDO) should be added so in total CPU + CACHE + MEMORY.
Probably large part of Amiga memory map must have cache excluded thus i would rather focus on very fast normal memory - today perhaps even single cycle up to 50MHz (assuming 100 - 133MHz clock +2.5 cycle latency from average SDRAM).

Also TI offer BCT version for such TAG SRAM.
pandy71 is offline  
 
Page generated in 0.06608 seconds with 11 queries