View Single Post
Old 22 April 2017, 06:32   #845
havok1919
Registered User
 
Join Date: Feb 2017
Location: VANCOUVER/USA
Posts: 22
Quote:
Originally Posted by plasmab View Post
I just committed Revision 3 to github with a bunch of fixes including removing the need for OVR/INT2 completely. Although i've left the headers there just incase.
Neat! Is the Verilog forthcoming or are your waiting to test first?
havok1919 is offline  
 
Page generated in 0.04222 seconds with 11 queries