View Single Post
Old 25 November 2012, 04:29   #47
jkonstan
 
Posts: n/a
Lucas/Frances project update?

Any updates on the Eagle files for this redo of the Lucas/Frances project?
A lot of the potential signal integrity issues on the 4 layer PCB can resolved by adding a series termination resistors@ 22 to 33ohms (i.e. high speed edge rate nets such 68020 CPU bus, PLD, CLocks, etc ...) and eliminating any long stubs on the transmission lines/routes.
 
 
Page generated in 0.07860 seconds with 11 queries