Quote:
Originally Posted by Toni Wilen
I think your interrupt bit to exception mapping is wrong. There is no way any intreq interrupt bit would generate reserved exceptions.
|
I will investigate my interrupt handling some more... Many thanks for the steer!
Quote:
btw, I have thought about doing something similar, having only UAE CPU emulation (including JIT if possible) and Fast RAM running in some microcontroller board with external hardware that handles all the required interface magic to make it drop-in 680x0 replacement  Of course this is just fun plan, I don't do hardware and debugging something like this would be extremely painful.
|
Yes, These are fun ideas, I have tried to make my code small enough to fit on a Teensy 3.2
