Quote:
Originally Posted by nogginthenog
Not entirely true. It is used for example to mark Chip-RAM as non-cacheable as the Blitter can change data in chip ram without the CPU knowing.
|
I don't think this is true, because that would cause problems for cpus that have cache and no mmu.. afaik, chipram is marked non-cacheable by asserting some hardware signals directly on the cpu package.