Originally Posted by TheCyberDruid
When I read stuff like 'Frame generation .......... ECS, fixed 28MHz pixel clock', I wonder why they don't just implement their SuperAGA logic?
Cos it is vapourware? I believe in Thomas Hirsch as an engineer. His posts are logical and concise. Little or no bragging or bull. If he can find the time to do it then I believe something will get implemented eventually.
Whether it will be value for money on current generation FPGA silicon is another matter.