Originally Posted by coze
sorry for being pedantic jens, just curious, as the crystal is 50 MHz, there should be a clock divider somewhere. so in theory, if we bypass the divider and feed 50 MHz to processor socket, would it be possible to use a 50 MHz 68030 ? (no RAM overclock, just processor)
The divider is in the CPLD, where all the async mainboard interface and the SD-Ram interface is located. Also, it is critical that the SD-Ram controller and the CPU run in sync - a simple clock-doubling for the CPU would not work at all. As I mentioned earlier for the ACA1230, the two cards (28MHz and 56MHz) look the same, but the CPLD contents are substantially different. It's a whole new development.
I really can't help anyone who wants to do weird things to his accelerator. I shouldn't even start to get into this much detail. If you haven't developed an accelerator yourself, you can't do it. I'm not just saying this to protect myself from too much customer support work. I am doing this to protect you from a failure waiting to happen, unless you have at least the same knowledge as Oliver and I have.