Originally Posted by alexh
But if you are prepared to take the risk (or you have a relatively flat synchronous design with few clocks and no speed bridges) then yes, you can get better clock rates from a hardened FPGA.
How is that marketing bull? They said 'up to twice the core logic performance', they did not promise that it would offer that increase every time.
In any case, if the HardCopy relied on snake oil hype they shouldn't have survived long enough to get to their fourth version of the technology, would they?