View Single Post
Old 22 November 2016, 12:49   #27
Registered User
Join Date: Jan 2014
Location: Wroclaw/Poland
Posts: 130
Originally Posted by Schoenfeld View Post

your sync design gets every single cycle, that's excellent. From what I can see on the pictures, you should have the possibility to add a MapROM function, this will give you quite some extra speed on Sysinfo stones and IDE performance (unless you run a patched scsi.device that's already in fastmem - then you already have the best speed).

At this point, the ACA500plus (which is async, so loses a cycle here and there) beats your sync design just because of MapROM at 14MHz. You can beat the ACA500plus at 14MHz if you implement MapROM. However, you won't reach the ACA500plus speed if it's clocked at 21MHz or more :-)


Thanks for the advice.
spidi is online now  
Page generated in 0.10662 seconds with 9 queries