Originally Posted by alexh
The solution if deadlock occurs is to open source the hardware design API's with a low level library and let P96 drivers for that FPGA gfx card appear out of the ether that is the internet?
these is different ways to go around it. and there is a number of projects that could be affected. some sane, fair and genral solution would be most welcome for all, i sense.