Originally Posted by Staringlizard
It seems you are correct, I found some bug in the Verilog code that will make even progressive output display as interlaced
Thank for your input, I will see what I can do. I think I will release another video where I demonstrate horizontal movement as well as vertical.
Cool stuff, hope you get it running. I'm definitely following your project with interest. :-)