Originally Posted by Megol
What? The reason one use multiple cycles (in a pipelined design) is to enable a higher clock rate.
One can't separate the logic latency from the clock rate.
If you have a base clock of 50MHz and change that base clock to 250MHz, you would see a 5x speed increase, no? Faster part = faster speed.