Originally Posted by JimDrew
I am not an FPGA guru, but the solution for having to use multiple cycles (if that is really necessary) is using a faster base clock for you logic.
What? The reason one use multiple cycles (in a pipelined design) is to enable a higher clock rate.
One can't separate the logic latency from the clock rate.